

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/815,521	04/01/2004	Andrew S. Hildebrant	10031350-1	1566	
7590 01/26/2006			EXAM	EXAMINER	
AGILENT TECHNOLOGIES, INC.			DOAN, N	DOAN, NGHIA M	
Legal Department, DL429				-	
Intellectual Property Administration			ART UNIT	PAPER NUMBER	
P.O. Box 7599			2825		
Loveland, CO 80537-0599			DATE MAILED: 01/26/2006		

Please find below and/or attached an Office communication concerning this application or proceeding.

U.S. Patent and Trademark Office PTOL-326 (Rev. 7-05)

Paper No(s)/Mail Date _

2) Notice of Draftsperson's Patent Drawing Review (PTO-948)

Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)

Paper No(s)/Mail Date. ___

6) Other:

5) Notice of Informal Patent Application (PTO-152)

Application/Control Number: 10/815,521 Page 2

Art Unit: 2825

DETAILED ACTION

1. Responsive to communication application 10/815,521 filed on 04/01/2004, claims 1-37 are pending.

Claim Objections

2. Claims 2-16, 18, 22-23, 26, 30-31, and 34-37 are objected to because of the following informalities:

as to claims 2 and 18 recites the limitation "said one or more chip defects" in line 2; as to claims 6 and 22 recites the limitation "said passes simulated good" in line 3; as to claims 7 and 23 recites the limitation "said one or more chip defects" in line 2; as to claims 10 and 26 recites the limitation "said one or more chip defects" in line 2; as to claims 14 and 30 recites the limitation "said passes simulated good" in line; and as to claims 15 and 31 recites the limitation "said one or more chip defects" in line 2.

There are insufficient antecedent basis for these limitation in the claims.

as to claims 2-16, line 1, before "method" changes "A" to "The".

as to claims 34-37, line 1, before "integrated circuit" changes "An" to "The".

as to claims 5, 9, 25, and 29, line 1, before "comprising the step of", what does applicant mean by the term "first" in the preamble? The recited steps are not limited to a specific order. Appropriate correction is required.

Claim Rejections - 35 USC § 102

3. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

Application/Control Number: 10/815,521 Page 3

Art Unit: 2825

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

- 4. Claims 1-2, 5-7, 10, 13-15, 17-18, 21-23, 26, 29-31, 33-34, and 36-37 rejected under 35 U.S.C. 102(b) as being anticipated by Erle et al. (Erle) (US 6,170,078).
- 5. With respect to claims 1 and 17, Erle discloses a method (col. 1, II. 5-10) and computer readable storage medium tangibly embodying program instructions (faulty simulation tool code [302]; EDIF code [308], compiler code [306], and behavior model code [304]) (figure 3, col. 4, II. 26-45) for verifying an integrated circuit device test for testing an integrated circuit device, said comprising the steps of:

simulating a flawed integrated circuit device (faulty device behavior model) comprising one or more known flaws (predetermined faulty behavior) in an integrated circuit device design (col. 1, II. 55-59, col. 2, II. 60-63);

simulating a test of said simulated flawed integrated circuit device (col. 1, II. 48-54, col. 2, II. 63-65); and

determining whether said simulated test of said simulated flawed integrated circuit device discovered said one or more known flaws in said flawed integrated circuit device (col. 1, II. 65-67, col. 2, II. 1-4, II. 65-67 and col. 3, II. 1-6).

6. With respect to claims 2 and 18, Erle discloses all the limitation as the forth set of claims, further comprising: modeling said one or more chip defects (faulty device behavior models) with said one or more known flaws (fig. 1, elements [106-108], col. 2, II. 60-63).

Application/Control Number: 10/815,521

Art Unit: 2825

7. With respect to claims 5 and 21, Erle discloses all the limitation as the forth set of claims, further comprising the first step of: generating said integrated circuit device design that meets specifications of said integrated circuit device (good device behavior model) (fig. 1, element [104], col. 2, II. 46-47, II. 58-59).

Page 4

- 8. With respect to claims 6 and 22, Erle all the limitation as the forth set of claims, further comprising the step of: verifying that said test passes simulated good integrated circuit devices of said generated integrated circuit device design (fig. 1, element [110], col. 2, l. 67 and col. 3, ll.1-3).
- 9. With respect to claims 7 and 23, Erle discloses all the limitation as the forth set of claims, further comprising: modeling said one or more chip defects (faulty device behavior models) with said one or more known flaws (fig. 1, elements [106-108], col. 2, II. 60-63).
- 10. With respect to claims 10 and 26, Erle discloses all the limitation as the forth set of claims, further comprising: modeling said one or more chip defects (faulty device behavior models) with said one or more known flaws (fig. 1, elements [106-108], col. 2, II. 60-63).
- 11. With respect to claims 13 and 29, Erle discloses all the limitation as the forth set of claims, further comprising the first step of: generating said integrated circuit device design that meets specifications of said integrated circuit device (good device behavior model) (fig. 1, element [104], col. 2, II. 46-47, II. 58-59).
- 12. With respect to claims 14 and 30, Erle discloses all the limitation as the forth set of claims, further comprising the step of: verifying that said test passes simulated

good integrated circuit devices of said generated integrated circuit device design (fig. 1, element [110], col. 2, I. 67 and col. 3, II.1-3).

Page 5

- 13. With respect to claims 15 and 31, Erle discloses all the limitation as the forth set of claims, further comprising: modeling said one or more chip defects (faulty device behavior models) with said one or more known flaws (fig. 1, elements [106-108], col. 2, II. 60-63).
- 14. With respect to claim 33, Erle discloses an integrated circuit device test verification apparatus, comprising:

an integrated circuit device simulator (figure 1-3) which simulates a flawed integrated circuit device (faulty device behavior model) of an integrated circuit device design (col. 1, II. 55-59, col. 2, II. 60-63);

a tester (figure 1-3) simulator which simulates a test executing on an integrated circuit device tester that generates test stimuli (test vector or patterns) (fig. 1, element [102]) and receives test responses (fig. 1, element [110]) (col. 1, II. 48-54, col. 2, II. 63-65); and

simulated test results analyzer (fig. 1, element [110]) which determines whether said simulated test of said simulated flawed integrated circuit device discovered said one or more known flaws in said flawed integrated circuit device (col. 1, II. 65-67, col. 2, II. 1-4, II. 65-67 and col. 3, II. 1-6).

15. With respect to claim 34, Erle discloses the integrated circuit device test verification apparatus in accordance with claim 33, wherein: one or more chip defects

Application/Control Number: 10/815,521 Page 6

Art Unit: 2825

are modeled with said one or more known flaws (fig. 1, elements [106-108], col. 2, ll. 60-63).

16. **With respect to claim 36**, Erle discloses the integrated circuit device test verification apparatus in accordance with claim 33, wherein:

said integrated circuit device simulator also simulates a known good integrated circuit device of an integrated circuit device design (fig. 1, element [104]);

said tester simulator simulates said test executing on said integrated circuit device tester (fig. 1, element [110]) (col. 1, II. 48-54, col. 2, II. 63-65); and

said simulated test results analyzer determines whether said simulated test of said simulated known good integrated circuit device passes said simulated known good integrated circuit device (col. 1, II. 65-67, col. 2, II. 1-4, II. 65-67 and col. 3, II. 1-6).

17. With respect to claim 37, Erle discloses the integrated circuit device test verification apparatus in accordance with claim 36, wherein: said simulated test results analyzer determines whether said simulated test of said simulated known good integrated circuit device passes said simulated known good integrated circuit device (col. 1, II. 65-67, col. 2, II. 1-4, II. 65-67 and col. 3, II. 1-6).

Claim Rejections - 35 USC § 103

18. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Art Unit: 2825

- 19. Claims 1-37 are rejected under 35 U.S.C. 103(a) as being unpatentable over Erle et al. (Erle) (US 6,170,078) in view of Toutounchi et al. (Toutounchi) (US 6,594,610).
- 20. With respect to claims 1-32, Erle discloses a method (col. 1, II. 5-10) and computer readable storage medium tangibly embodying program instructions (Erle, faulty simulation tool code [302]; EDIF code [308], compiler code [306], and behavior model code [304]) (Erle, figure 3, col. 4, II. 26-45) for verifying an integrated circuit device test for testing an integrated circuit device, said comprising the steps of:

(claims 1 and 17) simulating a flawed integrated circuit device (faulty device behavior model) comprising one or more known flaws (predetermined faulty behavior) in an integrated circuit device design (Erle, col. 1, II. 55-59, col. 2, II. 60-63);

(claims 1 and 17) simulating a test of said simulated flawed integrated circuit device (Erle, col. 1, II. 48-54, col. 2, II. 63-65);

(claims 1 and 17) determining whether said simulated test of said simulated flawed integrated circuit device discovered said one or more known flaws in said flawed integrated circuit device (Erle, col. 1, II. 65-67, col. 2, II. 1-4, II. 65-67 and col. 3, II. 1-6);

(claims 2, 7, 10, 15, 18, 23, 26, and 31) one or more chip defects are modeled with said one or more known flaws (Erle, fig. 1, elements [106-108], col. 2, ll. 60-63);

(claims 5, 13, 21, and 29) generating said integrated circuit device design that meets specifications of said integrated circuit device (good device behavior model) (fig. 1, element [104], col. 2, II. 46-47, II. 58-59);

(claims 6, 14, 22, and 30) verifying that said test passes simulated good integrated circuit devices of said generated integrated circuit device design (fig. 1, element [110], col. 2, I. 67 and col. 3, II.1-3);

Erle does not disclose:

(claims 9 and 25) modifying said integrated circuit device design to include said one or more known flaws to generate said flawed integrated circuit device design;

(claims 3-4, 8, 11-12, 16, 19-20, 24, 27-28, and 32) indicating that said test of said simulated flawed integrated circuit device is flawed if said simulated test of said simulated flawed integrated circuit device does not discover one or more of said known flaws in said flawed integrated circuit device.

Toutounchi discloses more specifically and more details the limitations Erle already taught, such as (claims 5, 13, 21, and 29) generating said integrated circuit device design that meets specifications of said integrated circuit device (fig. 2, step 122, col. 3, II. 49-62); and (claims 6, 14, 22, and 30) verifying that said test passes simulated good integrated circuit devices of said generated integrated circuit device design (Toutounchi, fig. 2, step 124, col. 3, II. 63-65).

Toutounchi also discloses (claims 3-4, 8, 11-12, 16, 19-20, 24, 27-28, and 32) indicating that said test of said simulated flawed integrated circuit device is flawed if said simulated test of said simulated flawed integrated circuit device does not discover one or more of said known flaws in said flawed integrated circuit device (Toutounchi, col. 3, II. 65-67 and col. 4, II. 1-35); (claims 9 and 25) modifying said integrated circuit device design (reconfiguration or another configuration) to include (introduce fault) said one or

more known flaws to generate said flawed integrated circuit device design (Toutounchi, figure 2, step 128, col. 3, II. 65-67, col. 4, II. 19-25);

It would have been obvious to one of ordinary skill in the art to combine Erle and Toutounchi teachings for performed a faulty test (Erle, col. 1, II. 5-10 and Toutounchi, col. 1, II. 5-10) of using at least one faulty device behavior model associated with predetermined (known) defects for simulating faulty circuit design to detect the predetermined defect (Erle, col. 3, II. 1-6 and Toutounchi, col. 4, II. 15-18). However, if the predetermined defects that are not caught, modified the configuration of circuit design (Toutounchi, col. 4, II. 19-25) or the set of test vector (pattern) (Toutounchi, col. 4, II. 30-35) until all the faults are coverage.

21. With respect to claims 33-37, Erle disclose an integrated circuit device test verification apparatus comprising:

(claims 33 and 36) an integrated circuit device simulator (figure 1-3) which simulates a flawed integrated circuit device (faulty device behavior model) of an integrated circuit device design (col. 1, II. 55-59, col. 2, II. 60-63);

(claims 33 and 36) a tester (figure 1-3) simulator which simulates a test executing on an integrated circuit device tester that generates test stimuli (test vector or patterns) (fig. 1, element [102]) and receives test responses (fig. 1, element [110]) (col. 1, II. 48-54, col. 2, II. 63-65); and

(claims 33 and 36-37) simulated test results analyzer (fig. 1, element [110]) which determines whether said simulated test of said simulated flawed integrated circuit

Art Unit: 2825

device discovered said one or more known flaws in said flawed integrated circuit device (col. 1, II. 65-67, col. 2, II. 1-4, II. 65-67 and col. 3, II. 1-6).

(claims 34) one or more chip defects are modeled with said one or more known flaws (fig. 1, elements [106-108], col. 2, II. 60-63).

Erle does not discloses (claim 35) indicating that said test of said simulated flawed integrated circuit device is flawed if said simulated test of said simulated flawed integrated circuit device does not discover one or more of said known flaws in said flawed integrated circuit device.

Toutounchi discloses indicating that said test of said simulated flawed integrated circuit device is flawed if said simulated test of said simulated flawed integrated circuit device does not discover one or more of said known flaws in said flawed integrated circuit device (Toutounchi, col. 3, II. 65-67 and col. 4, II. 1-35).

It would have been obvious to one of ordinary skill in the art to combine Erle and Toutounchi teachings for performed a faulty test (Erle, col. 1, II. 5-10 and Toutounchi, col. 1, II. 5-10) of using at least one faulty device behavior model associated with predetermined (known) defect for simulating faulty circuit design to detect the predetermined defect (Erle, col. 3, II. 1-6 and Toutounchi, col. 4, II. 15-18). However, if the predetermined defects that are not caught, modified the configuration of circuit design (Toutounchi, col. 4, II. 19-25) or the set of test vector (pattern) (Toutounchi, col. 4, II. 30-35) until all the faults are coverage.

Art Unit: 2825

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Nghia M. Doan whose telephone number is 571-272-5973. The examiner can normally be reached on 8:30-5:30.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Jack Chiang can be reached on 571-272-7483. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Nghia M. Doan Patent Examiner AU 2825 NMD

A. M. Thompson
Primary Examiner
Technology Center 2800

Page 11